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Abstract—This paper presents a differential time-domain com-
parator formed by two voltage controlled delay lines, one per
input terminal, and a binary phase detector for comparison
solving. The propagation delay through the respective lines can
be adjusted with a set of digitally-controlled inversion-mode
varactors. These varactors provide tuning capabilities to the
comparator; feature which can be exploited for offset calibration.
This is demonstrated with the implementation of a differential 10-
bit SAR-ADC. The design, fabricated in a 0.18µm CMOS process,
includes an automatic mechanism for adjusting the capacitance
of the varactors in order to calibrate the offset of the whole
converter. Correct functionality was measured in all samples.
Index Terms—Offset calibration; Time-domain comparator;
SAR-ADC; Inversion-mode varactors; Forward calibration.
I. INTRODUCTION
Successive approximation register analog-to-digital convert-
ers (SAR-ADC) [1], [2], [3] are among the preferred options
for data conversion in low power scenarios as, for instance,
in implantable biomedical devices. Due to the slowly varying
physiological signals and their limited dynamic range, data
converters should exhibit modest resolution and low sampling
rates. This makes SAR converters a suitable conversion ap-
proach as they can exhibit power consumptions in the order
of nWs [4]. However, besides power efficiency, care must be
taken on preserving the characteristics of the captured signals
after conversion, so that their processing leads to correct
diagnosis or appropriate actions.
This paper focuses on the cancellation of dc offsets in
biomedical recording systems to allow for an offset-free dig-
ital processing of captured signals, which otherwise could
lead to erroneous estimations. For instance, there are cases
in which the digital processing of bio-signals relies on the
implementation of threshold detection algorithms, as in the
analysis of heart rates or neural action potentials [5]; or focuses
on the energy calculation in relevant frequency bands, as in
the processing of neural local field potentials or EEG signals
[6]. In the former case, offset-related errors may induce that
events are erroneously skipped whereas, in the latter, dc offsets
can contaminate energy estimates with signal-dependent terms.
Hence, offsets have to be suitably canceled or significantly
reduced before any signal processing task takes place.
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Digital Object Identifier
Given the expected low temperature and voltage supply
variations in the targeted applications (wearable/implanted
devices work at about the body temperature and are often
supplied by batteries and/or regulated with LDOs), background
offset calibration techniques, as proposed in [7], [8], are not a
major requirement. Instead, foreground calibration approaches
suffice in typical scenarios, potentially leading to simpler
circuits and smaller die area occupations.
In this work a foreground calibration technique is pro-
posed which relies on the use of a tunable time-domain
comparator within the SAR ADC [2], [4]. Such comparator
uses two Voltage-Controlled Delay Lines (VCDL), which are
not preceded by any voltage pre-amplifier stage. Instead of
reconfigurable differential pairs [9], bulk transistor tuning
[10], digitally-controlled cascode transistors or programmable
capacitor banks [11], the proposed approach uses digitally-
controlled inversion-mode varactors for offset cancellation.
Compared to more conventional techniques, such as autoze-
roing, the proposal offers the following advantages: (i) it is an
open loop system, preventing possible instabilities, (ii) neither
capacitive nor resistive DACs are needed since the offset
voltage is not stored, (iii) no extra clock cycles are needed
in ordinary conversions, (iv) small pMOS varactors are used
and, hence, the impact on the overall area of the ADC is low;
(v) the calibration digital circuit follows a low-complex binary
search approach and incurs in very low power consumption.
Additionally, taking advantage of the foreground operation,
the technique can be employed not only to cancel the offset
of the ADC, but also the residual offset due to mismatch
effects or switch charge injections of preceding blocks, e.g.,
programmable amplifiers, filters, or buffers [5]. This can be
done by driving the input of the chain to a state ideally leading
to null offset and, afterwards, running the calibration process to
tune the VCDLs and correct the accumulated dc deviation. In
the proposal, the obtained correction range is around ±10mV.
As will be shown, this is more than enough for correcting
the offset of the SAR ADC itself, thus giving room for the
eventual offset cancellation of additional blocks.
This work extends the results in [12] and presents analytical
and experimental results for the offset calibration of a dif-
ferential 10-b rail-to-rail monotonic mid-tread SAR converter.
Section II describes the offset-correction time-domain (OCTD)
comparator and the proposed calibration technique. Then,
Section III develops an analytical model which is later used in
Section IV for circuit sizing. Section V shows the performance
of a prototype, fabricated in a 0.18µm CMOS process, and
illustrates the effectiveness of the proposed approach. Finally,
Section V concludes the paper.
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Figure 1. OCTD comparator embedded in an ADC converter.
II. OCTD COMPARATOR
The OCTD comparator, driven by the DACs of a differential
SAR converter, is shown in Fig. 1. It consists of two voltage
controlled delay lines (denoted as VCDL+ and VCDL−)
which are cross-connected to the outputs of the DACs, a
binary phase detector (BPD) [3], and some control logic. As
shown in Fig. 2(a), each delay line consists of a cascade of
N = 2m − 1 digitally controlled delay stages, comprised
between two dummy stages for providing the same loading
and driving conditions to the elements of the array [3]. All
the stages are nominally identical and consist of two current-
starved inverters (CSI) followed by an inversion-mode pMOS
varactor connected via its gate terminal. As shown in Fig. 2(b),
an nMOS transistor driven by the negative input of the com-
parator starves the current available through the first inverter
(denoted as CSIn); while a complementary configuration, with
a pMOS current limiting transistor, driven by the positive input
of the comparator, is used for the second inverter (denoted
as CSIp). The capacitances of the varactors depend on the
voltage applied to their shorted drain-source terminal, Va<i>,
i = 1, ..., N . This voltage can be either VDD or VSS according
to the binary values of a thermometer-coded N-bit word A.
The OCTD block obtains the result of the comparison based
on the phase difference between the output signals of the
VCDLs when a rising clock signal edge is propagated along
the lines. The delay of each VCDL can be digitally tuned
through the digital word A. This tuning capability supports
the foreground offset calibration technique here proposed.
The procedure starts by short-circuiting the ADC inputs
to the common mode voltage Vm which, in this work, it is
assumed, without loss of generality, to coincide with the mid-
rail voltage. Additionally, the control words A of both delay
lines are initialized with their bits to ’1’. A first conversion
cycle obtains the actual offset of the complete ADC. This value
is compared to the converter mid-range code (in this work,
due to the mid-treat quantization, codes ’511’ and ’512’ are
considered equally valid). If the ADC output, D, coincides
with the midrange code, the procedure stops. Otherwise, the
OCTD logic identifies the slower VCDL and 2(m−j), j = 1,
bits of its associated vector A are set to ’0’. Meanwhile, the
control word of the faster VCDL remains unchanged. With this
configuration, a new conversion cycle takes place using again
Vm as input and comparing the result with the midrange code.
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Figure 2. (a) VCDL structure. (b) Schematic of the delay stage. (c) Equivalent model
of CSIn at the Vclk 0 → 1 transition.
The process is repeated for j = 2, ...,m following a binary
search algorithm, until the control bits of the slower VCDL are
solved. Once the calibration procedure is finished, the resulting
A words of the delay lines (denoted as A+ and A− in Fig. 1)
are saved for later use in ordinary conversions. Note that the
calibration process takes, at most, m+ 1 conversion cycles, if
not terminated earlier in an intermediate step.
III. VCDL MATHEMATICAL MODEL
Figure 2(c) shows a simplified equivalent circuit model of
an n-type current starved inverter, CSIn, when a 0 → 1 step
input transition is applied to the clock port. A similar model
can be drawn for a CSIp for the opposite clock transition. In
Fig. 2(c), Idn represents the current drained by transistor M0,n,
Iln models the losses from transistors M1,n and M2,p, and CL1
is the capacitive load formed by the output capacitance of the
cell and the input capacitance of the following CSIp block.
The dynamics of the equivalent circuit is thus described by
the differential equation, CL1 dVo1dt + Iln + Idn = 0.
Assuming that CL1 is constant along the output node
transition, losses are negligibly small as compared to Idn,
and the voltage drop across M1,n is small so that the drain-
source voltage of M0,n can be approximated by Vo1, the time
elapsed until the output reaches VDD/2 when a rising clock
step is applied to the CSIn cell is given by tsn = νn CL1Idn ,
where νn is a parameter in voltage units which depends on
the operation mode of transistor M0,n (see expressions for
νn in [13] and [14] for strong- and weak-inversion operation
modes, respectively).
A similar analysis allows to obtain the time delay of the
p-type current starved inverter of Fig. 2(b) during a 1 →
0 step clock transition. In this case, an additional inversion-
mode varactor with capacitance Cvar(Va) loads the inverter.
This capacitance varies nonlinearly with the gate voltage,
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Figure 3. VCDL total delay analytical and electrically simulated curves for N=7 versus
A. Inset: Inversion-mode varactor specific capacitance per unit area C
′
var versus VG.
more noticeably when the control node Va = VDD. This
is illustrated in the inset of Fig. 3 which plots the specific
capacitance per unit area of a varactor at 1V supply in the
selected technology. Despite this nonlinear dependence with
the output voltage of the inverter, to keep the analysis simple,
it is assumed that the varactor capacitances take on constant
values until reaching VDD/2, as shown by the red lines in the
inset. With this assumption, the time delay of a CSIp cell is
tsp(Va) = νp
CL2 + Cvar(Va)
Idp
(1)
Using the definitions of tsn and tsp, the total time delay of
the VCDL structure in Fig.2(a), can be calculated as
Td =
N∑
i=1
tdp,i +Ntdn + tdum (2)
where tdum = 2(tdn + tdp(Vdd)) is the contribution from the
dummy cells, tdp,i = (1+ηp) ·tsp(Va<i>), tdn = (1+ηn) ·tsn
and parameters ηp and ηn account for the gradual changes of
the clock signals [15].
Fig. 3 plots the simulated total time delay of a VCDL for an
input voltage V +c = V
−
c = Vm. Time delay Td is calculated
for all the possible configuration of vector A (for N = 7). Note
that Td linearly increases as the number of varactors with their
control voltage connected to VDD increases. Further, Fig. 3
also shows the good agreement between the simulated data
and the analytical results from (2).
The difference ∆Td between the total delays obtained by
VCDL+ and VCDL− when an offset ∆V is present at their
inputs, i.e., V +c = Vm + ∆V/2 and V
−
c = Vm − ∆V/2, is
approximately given by:
∆Td ≈
N∑
i=1
(
∆tdp,i + tdp,i · |gmp|
Idp
∆V
)
+
(
(N + 2)tdn · gmn
Idn
+ 2tdp(VDD) · |gmp|
Idp
)
∆V
.
=
N∑
i=1
∆tdp,i +GV Tx∆V
(3)
where ∆tdp,i = t+dp,i − t−dp,i is the delay difference between
the i-th CSIp units in VCDL+ and VCDL−, tdp,i represents
the average of both delays, and gmn and gmp denote the
Table I
TRANSISTOR SIZING OF DELAY CELL
W0,p = rpnW0,n W2,p = rpnW0,n W2,n = W0,n
W1,p  W0,p W1,n  W0,n
transconductances in the quiescent point of transistors M0,n
and M0,p, respectively (see Fig. 2(b)). GV Tx represents the
voltage-to-time conversion gain of the OCTD comparator [3].
It depends on the number x of varactors which are switched
to VSS on the slower VCDL.
Note that the term in ∆tsp,i does not depend on ∆V and,
hence, it can be exploited, by properly setting vectors A+ and
A−, for reducing |∆Td| in the presence of an offset voltage.
This offset can be generated, in practice, by mismatch and
noise effects in the VCDL blocks of the comparator, as well
as, by preceding stages of the SAR converter.
Based on (2), the variance of the total time delay of a VCDL
due to mismatch is given by:
σ2Td,mis = (N + 2)
(
σ2tdp + σ
2
tdn
)
(4)
where σ2tdp and σ
2
tdn
can be estimated in terms of the sta-
tistical variations of the threshold voltage and current factor
of transistors M0,p and M0,n, respectively. For σ2tdp , a 5% of
standard deviation in varactors has been considered as well.
Regarding noise, following a procedure similar to [3], it can
be found that the time delay variance due to thermal noise
fluctuations is given by,
σ2Td,noise = (N + 2)
(
tsp
νpIdp
αp +
tsn
νnIdn
αn
)
kT (5)
where αp and αn are noise factors of the CSIp and CSIn
cells, respectively. From (4) and (5), the variance of the delay
difference ∆Td can be estimated as,
σ2∆Td ≈ 2
(
kmis · σ2Td,mis + knoise · σ2Td,noise
)
(6)
where parameters kmis > 1 and knoise > 1 have been added
for empirical adjustment.
IV. DESIGNING VCDL FOR OFFSET CANCELLATION
In the proposed design, transistors in CSIn and CSIp have
been sized seeking (i) to reduce the total area occupation of the
delay stages, (ii) to lower the delay variability due to mismatch
and noise (all transistors are designed with channel length L
higher that the minimum technology value), and (iii) to make
the varactor capacitances have a noticeable impact on the time
delay tsp(Va) in (1).
Additionally, CSIn and CSIp have been designed to have
their switching thresholds around mid-rail for reducing noise
margins. Hence, assuming that transistor M1,n is much wider
than W0,n, the width of transistor of M2,p is sized as
W2,p = rpnW0,n, where rpn is approximately given by the
NMOS/PMOS mobility ratio. Similar considerations lead to
the sizing strategy in Table I.
Sizing of the varactor is mainly determined by the conver-
gence of the calibration procedure described in Sec. II. This
is guaranteed whenever the equivalent input-referred voltage,
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Figure 4. (a) Simulated VCDL delay for an ADC differential input signal ∆V . (inset)
Histogram of the time difference of a© and b©. (b) Analytical and simulated values of
|Vmaxos | in terms of N . (inset) Standard deviation of |Vmaxos |.
obtained by switching just one varactor from the slower
VCDL, is lower than the resolution of the ADC, Vres. Based
on (3) and (6), this is expressed as:
GV T1 · Vres ≥ (1 + ηp)νp
∆Cvar
Idp
+ ζ
√
σ2∆Td (7)
where ∆Cvar = Cvar(VDD)−Cvar(VSS), ζ is a safety factor
generally equal or greater than 3, and GV T1 is the voltage-to-
time conversion gain of the comparator for A+ = 〈1, . . . , 1, 0〉
and A− = 〈1, . . . , 1, 1〉 or vice versa. Eq. (7) imposes an upper
limit to ∆Cvar which must be verified under PVT and Monte
Carlo variations. Note that (7) implicitly defines a trade-off
between accuracy and speed as more stages are needed (GV T1
approximately scales with N ) if the ADC resolution decreases.
An insightful graphical interpretation of (7) is given in
Fig. 4(a). It shows the total time delays of the VCDLs in
Fig. 1 when a differential input signal equivalent to one LSB
is applied to the OCTD comparator, i.e., V +c = Vm + Vres/2
and V −c = Vm−Vres/2. The vertical separation between both
delay curves must be compensated by switching to VSS at
least one varactor of the slowest VCDL (upper curve). Hence,
condition (7) states that the time delay at point a© should
be higher than that at point b©, taking into account statistical
deviations and PVT variations. This defines an upper limit
for ∆Cvar. Additionally, in order to reduce the number of
switchings needed to compensate one LSB, a lower limit for
∆Cvar has to be imposed by making the time difference
between points a© and b© small. The inset in Fig. 4(a) shows
the histogram of a Monte Carlo simulation (100 instances) of
such time difference in a fast-p corner (lower sensitivity to
∆Cvar variations). As it can be seen, the time difference is
positive, as required by (7), and amounts 0.275ns (3-σ).
The maximum offset range |V maxos | which can be covered
by the structure of Fig. 1 is given by,
C-DACs
OCTD comparatorSAR Logic
Varactors
Figure 5. Micro-photograph of the fabricated SAR-ADC.
|V maxos | ≤
(1 + ηp)νp
Idp
N ·∆Cvar
GV TN
−
ζ
√
σ2∆Td
GV TN
(8)
where GV TN is the voltage-to-time conversion gain of the
comparator for A+ = 〈0, . . . , 0, 0〉 and A− = 〈1, . . . , 1, 1〉
or vice versa. Fig. 4(b) plots |V maxos | in terms of N both
calculated from (8) and using electrical simulations (3-σ error
bars superposed). The comparator has been sized to satisfy
(7) for N = 7. The same design for the VCDL cells has been
used for all other values of N . It is worth noting the good
agreement between the simulated mean values of |V maxos | and
the corresponding analytical values. Also note that |V maxos |
tends to a constant value for large N , because GV TN roughly
scales with N . The second term in (8) accounts for the |V maxos |
error, and it approximately scales with 1/
√
N , as shown in the
inset of Fig. 4(b). Hence, the impact of mismatch decreases
with the number of stages. Fig. 4(b) also plots |V maxos | in
terms of N when an additional varactor is added in parallel to
the VCDL cell every time the number of stages in the delay
line doubles. This effectively increases ∆Cvar and extends the
offset correction range of the comparator as N increases. Thus,
for instance, |V maxoff | is approximately 34mVpp differential for
m = 5, when five varactors load every delay stage.
V. IMPLEMENTATION
The SAR-ADC architecture, presented in [12], was fabri-
cated in a High-Voltage 0.18µm CMOS process. The micro-
photograph of the chip, shown in Fig. 5, has an active area of
165µm×440µm. Comparator and calibration circuitry occupy
7.8% and 1.8% of the total ADC area, respectively. The
activation of the delay stages uses axial symmetry [12].
The delay lines and programmable varactors have been sized
following the procedure in Sec. IV for m = 3 (each VCDL
comprises 7 digitally controlled delay cells). The comparator
was designed to have a correction step of approximately
1.4mVpp to satisfy (7). With this structure, post-layout simula-
tions show that the offset range, which can be canceled up by
the OCTD comparator alone, is comprised between ±4.7 and
±5.3 LSBs, taking into account 3-σ deviations as in [1][9].
Further, it was found that the 3-σ input offset of the comparator
amounts ±0.6mV (σ = 0.2mV).
The sampling rate is fs = 4kS/s for a clock frequency
of 52kHz. The SAR-ADC is supplied with 0.5V for the
digital circuits, and 1V for the rest of the system. The total
power consumption is 76.2nW of which 28.6nW are consumed
by the OCTD comparator. The linearity performance of the
ADC at low frequencies is illustrated with the DNL and
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INL plots in Fig. 6, which show peak values of 0.31 and
0.38, respectively. Close to Nyquist rate, the ADC obtains
about 70dB of Spurious-Free Dynamic Range (SFDR) and
an Effective Number of Bits (ENOB) higher than 9.5-b after
calibration. Moreover, according to our simulations, the cali-
bration procedure allows to improve the ENOB and SFDR by
0.1-b and 0.8dB, respectively.
To verify the proposed offset-correction technique, seven
ADC samples were tested. In all cases, the ADC output
D converged satisfactorily to mid-range. In three of them,
the offset before calibration exceeded 1-LSB and, for these
cases, Fig. 7 shows the evolution of vector D along the offset
calibration process described in Sec.II.A. In a first conversion
cycle (marked by the dotted box), the control logic of the
OCTD comparator detects the corresponding offset deviation.
Afterwards, acting on the varactors of the slower VCDL, the
output of the ADC is adjusted up to the desired code (D = 511
or D = 512). Fig. 8 shows the correction range measured for
one of these samples when an external offset is injected at its
inputs. In this sample, the mechanism is able to correct more
than ±5 LSBs, enough to cancel the offset of the SAR-ADC,
including the input referred offset of the comparator. In fact,
it corrects its own offset (about ±0.35 LSBs), as well as more
than ±4 LSBs of offset from other sources.
A performance summary is presented in Table II. The
power consumption and offset correction range of the proposed
comparator, as well as the area occupied by the calibration
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Table II
PERFORMANCE COMPARISON OF OFFSET-CANCELING COMPARATORS
This work [1] [10] [16] [9]
Technology (nm) 180 90 500 65 180
Supply (V) 1 0.4 5 1 1.5
Offset Range (mV) ±10 ±12.5 -8.3/+5.6 – 5.4
Cal. Area (mm2) 1.35m 4.4m – 7.7m 46.8m
Clock Freq. (Hz) 52k 7.5M 200k 500M 1M
Power (µW) 0.028 – 4.65 >20 13.5
Energy (pJ) 0.54 - 23 0.04 13.5
mechanism, are either comparable or better than prior art.
Only the proposal in [16] has better energy consumption but
consumes more active area, despite it was designed in 65nm.
VI. CONCLUSIONS
This brief presents a differential time-domain comparator
featuring offset correction mechanisms. It relies on equalizing
the time delays between the two differential signal paths by
conveniently switching to the supply rails a set of inversion-
mode varactors. As a proof of concept, the comparator was
embedded in a SAR-ADC converter and tests over different
samples proved the correct operation of the calibration process.
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